index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Variance-based Power Attack VPA Hardware Simulation Intrusion detection Countermeasures Protocols Writing Lightweight cryptography Side-channel attack CPA Transistors Fault injection attack Energy consumption Side-channel analysis Information leakage Side-Channel Analysis SCA Image processing Signal processing algorithms CRT Field Programmable Gates Array FPGA Steadiness Application-specific VLSI designs Convolution Confusion coefficient Internet of Things Spin transfer torque Fault injection Field programmable gate arrays FPGA Cryptography Power demand Machine learning Countermeasure Formal methods Magnetic tunneling Routing Loop PUF Reliability Asynchronous Sécurité Side-channel attacks SCA Neural networks Filtering Sensors Hardware security Training Process variation Logic gates Dynamic range Aging Differential power analysis DPA Security services Masking countermeasure Temperature sensors Reverse engineering Tunneling magnetoresistance Random access memory Linearity Randomness STT-MRAM Electromagnetic MRAM DRAM Differential Power Analysis DPA SoC OCaml ASIC Receivers Switches Costs Resistance Formal proof FDSOI Power-constant logic 3G mobile communication Mutual Information Analysis MIA Reverse-engineering Masking Estimation TRNG Circuit faults SCA Authentication Robustness Dual-rail with Precharge Logic DPL Coq Side-Channel Attacks Elliptic curve cryptography Computational modeling Security Defect modeling Side-Channel Analysis GSM Voltage Security and privacy RSA Side-channel attacks PUF Magnetic tunnel junction AES

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations